VENICE (Vector Extensions to NIOS Implemented Compactly and Elegantly) is a SVP (soft vector processor) intended to accelerate computationally intensive applications implemented on an FPGA. SVPs are exclusively for FPGAs, targeted at the productivity gap between writing custom hardware in an HDL and writing software for a soft processor in FPGA-based applications. They provide the convenience of software programming and software compile times, and yet they can achieve over 200x speedup compared to a scalar soft processor [1] . Unfortunately, a large speedup requires very wide SVPs running on highly regular data-parallel applications. In contrast, VENICE is designed to be highly efficient with shorter vectors, optimized to be a building block in systems that support multiple hybrid forms of parallelism. It is partly inspired by the vector-thread architecture [2], but designed entirely for an FPGA environment.
